Synthesizing Timed Circuits from High Level Specification Languages

Tomohiro Yoneda and Chris Myers

NII-2003-003E
Feb 2003
Abstract

This work proposes an efficient methodology to synthesize timed circuits from high level specification languages. In particular, this paper presents a systematic procedure for translating channel-level models to time Petri net descriptions. Care is taken in this translation to guarantee that there are no state coding violations in the resulting nets greatly simplifying the synthesis process. This paper also presents a modular decomposition method to break up the circuit to be synthesized such that an efficient partial order based synthesis approach can be applied to rapidly produce a circuit implementation. This new synthesis technique is demonstrated by its application to the line fetch module from the TITAC2 instruction cache system.

Key Words: High level synthesis, timed circuits, partial order reduction, time Petri nets, Balsa

1 Introduction

When synthesizing large and practical designs, the use of high level specification languages is essential. For synchronous circuit design, circuits are often derived from behavioral level specifications expressed in VHDL or Verilog. For asynchronous circuit design, it is particularly important to hide handshake level descriptions in order that non-experts in asynchronous circuit design can easily design practical asynchronous circuits. The goal of this paper is to develop an efficient methodology to synthesize asynchronous circuits from high level specification languages.

There are two main approaches to the synthesis of asynchronous circuits: logic synthesis [1, 2, 3] and syntax directed translation [4, 5, 6, 7]. In the logic synthesis method, a logic function for every output signal is derived from a low level specification language such as an STG or burstmode state machine. These methods often require an enumeration of the state space which can be quite expensive for large systems. In the syntax directed method, instead of enumerating the state space, each construct of the specification language is directly modeled by a circuit. While the logic synthesis method can potentially synthesize higher performance and more optimized circuits than the syntax-directed method, the state explosion problem makes it extremely difficult to apply this method to large specifications expressed in a high level language. Another problem with the logic synthesis method is that it is typically quite expensive to perform state assignment for large specifications (the so called complete state coding (CSC) problem for speed-independent circuits). Automatic approaches to address state assignment often take a lot of time and can generate redundant and slow circuits. The assistance of designers is often needed to obtain better circuits, but it is tedious and requires deep knowledge of asynchronous circuit design. Therefore, most of synthesis methods that can derive non-trivial circuits from high level specification languages are based on syntax directed translation. Tangram [5, 6] and Balsa [7] are two well-known design methods for this class. Although it is known that the circuits derived by those methods can be inefficient, recent papers [8, 9] report that their methods can synthesize faster circuits than Petriify, a logic synthesis based tool. This is mainly due to the inappropriate insertion of internal variables in order to avoid CSC problems.

The goal of this paper is to extend the applicability of logic synthesis methods to high level specifications by applying ideas to avoid the state explosion and CSC problems. It is also very important to aggressively use timing information whenever possible to produce efficient circuit implementations [10, 3]. For example, the method described in [9] uses relative timing constraints to optimize their designs. The process to find the paths to be compared for the relative timing method is, however, expensive to automate. This work aims at using bounded delay information to obtain optimal circuits with respect to this timing information automatically.

This paper proposes the following approach.

1. Our method translates a high level specification language to a (time) Petri net. This Petri net is guaranteed
to be CSC conflict free by inserting internal variables based on the semantics of the language. This insertion of CSC variables may not be optimal, but is supposed to be as good as or better than syntax directed methods.

2. An improved modular synthesis method using partial order reduction is applied to this Petri net. In the original modular synthesis method [11, 12], the whole module given by a user is the target for reduced state space enumeration. Thus, only interleavings on the variables internal to the environment of this module are avoided. The method proposed in this paper automatically decomposes the given module to obtain many subcircuits that each contain only one output signal, and applies the modular synthesis method to each subcircuit. Since the number of interface signals in such subcircuits is much smaller than that of the whole module, significant improvement is obtained.

3. The proposed method synthesizes timed circuits using the given bounded delay assumption. Since it explores the timed state space, optimal circuits with respect to the given timing assumptions are automatically derived without additional verification needed as in the case of relative timing assumptions.

In order to demonstrate the proposed method, the line fetch module of TITAC2's [13] instruction cache system is described using the Balsa language, and a whole circuit including the data path is synthesized by the proposed method. The obtained circuit is compared with that obtained by the Balsa system using a Verilog simulation. Petrify failed to synthesize this circuit from the untimed version of the same Petri net due to BDD nodetable overflow after 35 hours of CPU time by a workstation with a 2.8GHz Pentium 4 and 4 gigabytes of memory. The translation from the Balsa language to our intermediate language is currently done by hand. The rest of the synthesis to obtain a Verilog gate level net-list is, however, automated (but naively). The proposed method is easily applied to other high level specification languages by modifying the translation algorithm to the intermediate language.

There are many related works [14, 15, 16, 17, 18, 19]. For example, [16] derives an STG from a handshake circuit description, while our approach uses a high-level description directly. Furthermore, their STG may suffer CSC problems. [17, 18] propose limited clustering and peephole optimization. They can avoid run-time problems by handling only small clusters, and still obtain performance improvement. Our method can handle larger clusters with reasonable run-time by the modular synthesis and automatic decomposition algorithm. None of these works handles timing information to optimize the circuit. [19] shows a protocol search technique to derive an optimal timed circuit from high level specification. It may suffer run-time problem for large systems, but his technique and our decomposition technique could potentially compliment each other.

The rest of this paper is organized as follows. Section 2 presents the basic constructs of a high specification language. Section 3 describes the synthesis method. Section 4 reviews the partial order synthesis approach. Section 5 proposes our modular decomposition technique. Finally, Section 6 presents experimental results, and Section 7 gives our conclusions.

2 High level specification languages

The specification languages considered in this work are supposed to have the following basic sentences for control.

- Handshake Read and Write for ports.
- Sequential sentence $X \equiv Y_1; Y_2; \ldots; Y_n$.
- Parallel sentence $X \equiv Y_1 || Y_2 || \ldots || Y_n$.
- Loop sentence $X \equiv \text{loop } Y \text{ end}$.
- While sentence $X \equiv \text{while } cond \text{ then } Y \text{ end}$.
- If sentence $X \equiv \text{if } cond \text{ then } Y \text{ else } Z \text{ end}$.

Our approach is not restricted to some specific specification language, but it can be applied to any high level specification languages that are based on the above control sentences. This paper, however, uses the Balsa language for demonstration. To this end, the following sentence is also considered.

- Select sentence $X \equiv \text{select } a \text{ then } A \mid b \text{ then } B \text{ end}$.

This operation first waits for the request signal from data port $a$ or $b$. Thus, it is a kind of a passive read operation. It can, however, execute a sentence or a block of sentences before issuing the acknowledgement for the data port. Since the data is kept on the port before the acknowledgement, the sentences executed by the Select sentence can use that data without latching it. This simplifies the circuit and reduces the delay for latching, if the sender process can stall without loss of performance.

As an example, this paper considers the line fetch module from the TITAC2 instruction cache system [13]. The TITAC2 instruction cache memory contains 256 line (or block) frames, and each line frame contains 8 words. Thus, the size of the cache memory is 8KB (256 line frames × 8 words × 32 bits). The lines are direct mapped and fetched in the early restart manner with critical word first [20]. So, when a word with address $adr$ is read and it is not in the cache memory, the line containing the word is fetched in the
procedure lineFetch (  
input PC : 32 bits;  
sync lineFetchComplete;  
output inst_out : 32 bits;  
output TagWrite : tagmCtrlType;  
output existWriteAddr : 3 bits;  
sync existReset;  
output mmem_rd_addr : mmemRdAddrType;  
input mmem_rd_data : 32 bits;  
output cmem_wr_ctrl : cmemCtrlType;  
output cbuf_wr_ctrl : cbufCtrlType  
) is  
local variable addr_counter, add_tmp : 3 bits  
variable count, count_tmp : 3 bits  
variable mbuf : 32 bits  
variable CNT : 32 bits  
begin  
loop  
select PC then  
sync existReset ||  
addr_counter := (PC_OFFSET + 1 as 3 bits) ||  
count := (7 as 3 bits) ||  
beginn  
mmem_rd_addr <- (mmemRdAddrType {PC_OFFSET, PC_LINE_FRAME_ADR}) ||  
select mmem_rd_data then mbuf := mmem_rd_data end;  
inst_out <- mbuf ||  
cmem_wr_ctrl <- (cmemCtrlType {PC_OFFSET, PC_LINE_ADR, mbuf}) ||  
cbuf_wr_ctrl <- (cbufCtrlType {PC_OFFSET, mbuf});  
extistWriteAddr <- PC_OFFSET  
end;  
CNT := PC  
end;  
while count > 0 then  
add_tmp := (addr_counter + 1 as 3 bits) ||  
count_tmp := (count - 1 as 3 bits) ||  
beginn  
mmem_rd_addr <- (mmemRdAddrType {addr_counter, CNT_LINE_FRAME_ADR}) ||  
select mmem_rd_data then mbuf := mmem_rd_data end;  
cmem_wr_ctrl <- (cmemCtrlType {addr_counter, CNT_LINE_ADR, mbuf}) ||  
cbuf_wr_ctrl <- (cbufCtrlType {addr_counter, mbuf});  
extistWriteAddr <- addr_counter  
end;  
addr_counter := add_tmp ||  
count := count_tmp  
end;  
TagWrite <- (tagmCtrlType {CNT_LINE_ADR, CNT_TAG});  
sync lineFetchComplete  
end  
end
Figure 2. Variable and port implementation.

order \([adr], [adr+1], \ldots, [adr+n], [adr-m], \ldots, [adr-1]\), where \(m = adr \mod 8\) and \(n = 7 - m\). Furthermore, the access for the other words within the same line are possible as soon as the words are fetched, while all the accesses for the words not in the line are suspended until the line fetch is completed even if the access is on a hit.

The Balsa description for the line fetch module is shown in Figure 1. The line fetch module starts the line fetch when the instruction address, which is on a miss, is given in port “PC”. When the first word specified by port “mmem_rddaddr” is read from Main Memory through “mmem_rddata” port, the word is sent to an instruction decoder unit through port “instout” as well as it is written into Cache Memory through “cmem_wr_ctrl” port and Cache buffer register through “cbuf_wr_ctrl”. The line fetch module also sets the corresponding bit in the Exist Register though port “existWriteAddr”, which indicates the available word in the line currently being fetched. It is used such that when the other words within this line are read, they are selected from Cache buffer register or the read operation is suspended according to the corresponding bits in the Exist Register. The line fetch module continues to fetch the remaining 7 words in the same line and updates the Cache Memory and Exist Register as well. Also, the tag information to update Tag Memory is sent to the tag memory module through port “TagWrite”. Finally, the “lineFetchCompute” signal is issued.

3 Synthesis of circuits

This work uses the bundled data method for data path circuits and four-phase handshaking protocol for control signals. This section describes the synthesis procedure for the data path and control circuits.

3.1 Data path circuits

Variables such as “add_counter” have multiple sources. Thus, for each variable, our method generates the circuit structure shown in Figure 2(a). Each input of the multiplexer is connected to the corresponding source latch or input port either directly or through some combinational circuit, such as an incrementer, for data manipulation. The delays \(d_1\) and \(d_2\) are supposed to include both the delay of such a combinational circuit and the delay of the multiplexer. If either there is no combinational circuit, or the source latch or the input port becomes stable much earlier than the arrival of \(D5\), \(D6\), then \(CS\) does not need to include the delay of the combinational circuit. Furthermore, if only one source writes this variable, the multiplexer can be removed, and its delay can be omitted from \(CS\). Similar structures are generated for active output ports as shown in Figure 2(b). In addition, a comparator is generated for each condition in a conditional statement. These data path circuits are generated by statically analyzing the Balsa description.

3.2 Control circuits

Our method generates a control circuit using the following three steps:

Step I. Petri net generation
Step II. State graph construction
Step III. Logic minimization
This subsection discusses the first step of the algorithm. The efficient approach for the second step is described in the next section, and the third step is achieved using ATACS [3].

The actual execution of each sentence of the specification language consists of a working phase and a resetting phase. Thus, for a sentence $X$, two subnets $N_{X+}$ and $N_{X-}$ are usually generated to represent each phase. Each subnet starts its execution when a token is put in its unique start place, and when its execution completes, a token is placed into its unique end place. Let $S_{X+}$ and $E_{X+}$ denote the start place and the end place of $N_{X+}$. Similarly, $S_{X-}$ and $E_{X-}$ are those for $N_{X-}$. For each sentence, the subnets are generated as follows.

(a) Loop sentence $X \equiv \text{loop } Y \text{ end}$:
Since a Loop sentence never terminates, $N_{X-}$ is empty, and $E_{X+}$ is never reached. The subnet $N_{X+}$ is shown in Figure 3. $\|$ represents a dummy (or sequencing) transition.

(b) Sequential sentence $X \equiv Y_1; Y_2; \ldots; Y_n$:
The subnets $N_{X+}$ and $N_{X-}$ for $n = 3$ are shown in Figure 4(a). As shown in the figure, internal state variables ($CSC_1$, $CSC_2$, $\ldots$) are necessary to solve the CSC conflict. These subnets aim at maximal concurrency, i.e., the working phases and the resetting phases are maximally overlapped. The idea of this approach is the same as that of [16], which introduces, however, no CSC variables. This approach has higher concurrency than that of the concurrent sequencer in [18]. In Balsa circuits, those two phases are completely serialized. Note that $N_{X-}$ is executed only after the execution of $N_{X+}$, which is guaranteed by the outer sentence containing $X$. Thus, $CSC_{1-}$, $CSC_{2-}$, and $CSC_{3-}$ occur after $CSC_{3+}$, which avoids the CSC conflict, although the resetting phases ($N_{Y_2-}$ and so on) may be executed earlier. On the other hand, if the same variables or ports are accessed in, for example, $Y_1$ and $Y_3$, then the resetting phase of $Y_1$ must complete before the working phase of $Y_3$, but this is not guaranteed by this subnets. Thus, it is necessary to identify such cases by static analysis of the specification, and to add a causality from $N_{Y_2-}$ to $N_{Y_3+}$ as shown in Figure 4(b). A new CSC variable ($CSC_{new}$) is necessary here. In some cases, such causality can be satisfied by timing. In those cases, these additional places and transitions are redundant. In particular, a redundant CSC variable degrades the performance of the circuit. Thus,
when timing information is given (see Section 6), replacing those CSC transitions by dummy transitions is tried as an optimization.

(c) Parallel sentence $X \equiv Y_1 || Y_2 || \cdots || Y_n$:
The subnets $N_{X+}$ and $N_{X-}$ for $n = 3$ are shown in Figure 5. If a parallel sentence is used inside a sequential sentence, the CSC transitions of Figure 5 are redundant, and they can be replaced by dummy transitions. Note that from these subnets, a C-element of $n$ inputs is derived. Specifying $(Y_1 || Y_2 || Y_3 || Y_4)$ avoids such the C-element with large fan-ins, because the CSC state variable decomposes the C element.

(d) While sentence $X \equiv \text{while} \ cond \ \text{then} \ Y \ \text{end}$:
The subnets $N_{X+}$ and $N_{X-}$ are shown in Figure 6. The part for handling the cond input (inside the dashed box in the figure) is a little tricky. The state space exploration considering actual data values costs too much. Thus, instead, our subnet considers a nondeterministic behavior of the cond input when the variable to be checked is written. That is, since the cond signal comes from some combinational circuit such as a comparator, and the comparator refers to some variable, the cond signal can change whenever this variable is written. Thus, when the ack signal of this variable goes high, the place from ack+ in the dashed box of the figure gets a token. Then, if the dummy transition inside the dashed box fires, the cond input does not change, and otherwise, the cond input changes. This allows the synthesized circuit to accept any possible change of the cond input. If the comparator refers to more than one variable, then for each variable, a place from its ack signal and a dummy transition are generated in the dashed box.

(e) Select sentence $X \equiv \text{select} \ a \ \text{then} \ A \ | \ b \ \text{then} \ B \ \text{end}$:
The subnets $N_{A+}$ and $N_{A-}$ are shown in Figure 7. Since the request and acknowledge signals for $a$ and $b$ work as context signals, no CSC variables are necessary. If more than one select sentence exists for the same input signals $a$ and $b$, then the places and the transitions in the dashed boxes should be shared.

The rest of the sentences are handled similarly, and the discussion for them is omitted in this paper.

4 Partial order reduction for timed circuit synthesis

In order to perform the above second step (state graph construction) efficiently, [11] proposes an approach that takes advantage of hierarchy in a specification by applying partial order reductions to modular synthesis. The idea is to consider a single interleaving of the signals that are invisible to the target subcircuit. This section reviews this idea.

Note that in order to simplify the explanation, the following uses a little different notation than [11].

Let us consider a set $M = \{ E, S_1, \ldots, S_i, \ldots, S_n \}$ of modules which is a closed system, where $E$ is the environment of the whole circuit and $S_i$ is a specification of the $i$-th subcircuit with $I_i$ and $O_i$ as the input signal set and output signal set. Our goal is to synthesize a subcircuit $C_i$ that implements $S_i$ for each $i$. Here, suppose that $O_{i}$ includes internal signals for CSC variables that are introduced in the
previous section. Let visible signals denote those signals that are in $I_t$ and $O_t$.

Let $T$ be a set of all traces of $M$, and $s \xrightarrow{t} s' \in T$ denote that the state transition from $s$ to $s'$ by firing $t$ occurs in $T$. $\text{visible}(T, S_i)$ represents a set of visible signal transitions of $S_i$, i.e.,

$$\text{visible}(T, S_i) = \{(s, s') \mid t \in I_t \cup O_t, s \xrightarrow{t} s' \in T\}.$$ 

The subcircuit $C_i$ can be synthesized from a state graph that contains only visible transitions for $S_i$, i.e.,

$$\text{rs}(T, S_i) = \{(v \rightarrow v') \mid (s, s') \in \text{visible}(T, S_i), v = \text{proj}(s, S_i), v' = \text{proj}(s', S_i)\},$$

where $\text{proj}(s, S_i)$ is a state projected to the visible signals of $S_i$. The traditional approach to constructing $\text{rs}(T, S_i)$ is very expensive, because the possible interleavings of all transitions are considered. In the partial order reduction approach, instead of $T$, a smaller set $T_i$ of traces that are sufficient for synthesizing $C_i$ is considered. Such $T_i$ can be obtained by modifying the Stubborn set method [21] such that in addition to the conflicting transitions, all the transitions for the visible signals of $S_i$ are also interleaved. Since the other concurrent invisible transitions are not interleaved, the state space searched for $T_i$ is usually much smaller than that of $T$. Then, for such $T_i$, it can be proven that $\text{rs}(T, S_i) = \text{rs}(T_i, S_i)$ holds. Hence, $C_i$ can be synthesized from $\text{rs}(T_i, S_i)$, which sometimes reduces the cost of the synthesis dramatically. The works described in [11, 12] show that a one to two orders of magnitude reduction in synthesis time is possible when compared to the traditional approach.

This approach, however, still needs a lot of computational cost, if $S_i$ has many visible signals. In the case of our example shown in Section 2, the specification has no hierarchy, and so it has more than 15 input control signals and 40 output control signals (including the control signals for latches and multiplexers as well as the CSC variables). The next section proposes a new idea to automatically decompose visible signals and obtain many small circuits, each of which contains only one output signal.

5 Modular decomposition

Since this decomposition is for applying the partial order reduction method described in the previous section, its main goal is to reduce the size of the visible signal set for each subcircuit. Suppose that a specification for the subcircuit with an output $o_t$ is denoted by $S_i$, then $O_i = \{o_t\}$. As for the input signals of $S_i$, note that all other visible signals of the original circuit are the candidates. Unlike the usual circuit decomposition, including redundant signals in $I_t$ does not imply that a redundant subcircuit is obtained. It just causes extra cost for the state graph construction, but it is guaranteed that the correct subcircuit is obtained, because the interleavings of visible signals are just redundant for $\text{rs}(T_i, S_i)$, e.g., the extreme case is the traditional total order approach. On the other hand, if some signal is missing in $I_t$, then two possible cases can occur according to the type of the missing input signal. When each transition on an output signal is implemented using a single cube, each input signal for the subcircuit can be classified as being either a trigger or context signal [22]. The trigger signals are those that change when the target output signal should be excited. But, the inverse is not always true, i.e., the trigger signal may also change at other times. The context signals, which are stable in the excitation region of the target output signal (i.e., the set of states in which this transition is enabled), are used to solve this ambiguity and to determine the exact condition for the output excitation. If some trigger signal is missing in $I_t$, then some state transitions are not considered for the circuit behavior, and it results in a wrong subcircuit. If some context signal is missing, then either a CSC conflict occurs or a correct but redundant subcircuit is derived. The latter case can occur when, due to the missing context signal, either a single cube implementation is no longer possible or non-optimal context signals are used. Although the behavior of the derived subcircuit is correct, it is desired to prevent this case, but it is now an open problem.

From the above discussion, the algorithm proposed here guarantees that all trigger signals are included in $I_t$ and tries to include enough context signals such that no CSC conflicts occur. For a given Petri net $N$ obtained in Subsection 3.2 and a target output $o_t$, our algorithm performs the following steps.

Step 1: From two transitions $t_{out+}$ and $t_{out-}$ of $N$ representing the change of signal $o_t$, $N$ is traversed upwards until either non-dummy transitions (which correspond to visible signals of the original circuit) or already traversed nodes (places or transitions) are reached. The traversal is forked when the arcs of $N$ merge at places or at transitions. The reached visible signals include the trigger signals, and they are put into $I_t$.

Step 2: Construct a state graph using $O_t$ and $I_t$ obtained in the previous step, and check if a CSC conflict occurs or not. If not, derive a subcircuit through the logic minimization step. Otherwise, go to the next step.

Step 3: From each trigger signal that is newly obtained in Step 1 or previous iteration of Step 3, $N$ is traversed upwards in the same way as Step 1. This step intends to find trigger signals of each newly found trigger signal $x$, because they may be able to be used as context
signals that partition the states where \( x \) is enabled, and may solve the CSC conflict found in Step 2. Thus, those trigger signals are put into \( I_t \). If \( I_t \) is modified, then go to Step 2. Otherwise, go to Step 4.

**Step 4:** All signals except for \( \alpha_t \) are put into \( I_t \), and derive a subcircuit through the logic minimization step.

It is clear that Step 1 finds all trigger signals. Step 4 is used to guarantee termination of the algorithm. Step 2 and Step 3 are heuristics to find a smaller set of context signals. In the example of Figure 1, out of 40 output signals, 32 output signals do not run Step 3, and the remaining 8 output signals run Step 3 once. No output signals need to run Step 3 more than once or Step 4. From these results, one may consider that our CSC variables introduced in Section 3 are mostly redundant, because the CSC variables are usually added as context signals for a target output, but the above results imply that the most outputs are built purely of trigger signals. This is, however, not true. It is because our CSC variable added as a context signal for an output \( a \) can be used as a trigger signal for another output \( b \). For example, \( \text{CSC}_1 \) in Figure 4 is a context signal for sentence \( Y_1 \), but it can be used as a trigger signal for sentence \( Y_2 \).

This decomposition reduces the cost of the state graph construction dramatically as shown in the next section.

### 6 Experimental results

This section demonstrates the proposed idea with the example shown in Figure 1. The experiments here have been done on a 2.8 GHz Pentium 4 workstation with 4 gigabytes of memory.

From the Balsa description, two intermediate language descriptions for a data path circuit and a control circuit are obtained. This step is currently done by hand. Then, Perl scripts generate a Verilog gate-level description for the former and the Petri net for the latter as described in Section 3.

This Petri net was first given to Petrify. It, however, failed to synthesize the control circuit due to BDD nodetable overflow after 35 hours of CPU time. Second, in order to synthesize a timed circuit, the delay information as shown in Table 1 is assumed, and the above Petri net has been modified into the time Petri net that reflects those delays. This is mainly done by adding the delays in Table 1 to transitions that represent the corresponding signals. The delay information for output signals, Tag/Cache memory access, and Exist/Cache-buffer register access is based on the delays of 0.25\( \mu \)m standard cell library, which are shown in Table 3. Note that the values are scaled up by 4 because our tool accepts only integer bounds currently. For example, since an output signal is derived by a gate tree with depth less than or equal to 3, its bound \([0.25,1.0]\) (\(= \left[ 1,4 \right]/4 \)) covers both a single gate delay 0.3 ns and a triple gate delay 0.9 ns. The lower bound 12.5 (\(= 50/4 \)) of “Next Instruction Addr” is determined from the cycle time (17 ns) of NOP operation of TITAC2. The other bounds are set conservatively. The partial order reduction algorithm in [11] was then applied to this time Petri net which also failed due to memory overflow.

Finally, the above time Petri net is applied to the proposed method. In this case, Step II. and III. shown in Subsection 3.2 should be performed for each output signal, while the same time Petri net is used commonly. Table 2 shows the CPU times and the amount of memory used for each step for several output signals. Multiple rows shows the iteration of steps 1 and 3 of Section 5. From these results, it can be seen that significant reduction in both CPU times and amount of memory used is achieved. This is ac-

---

**Table 1. Delay information.**

<table>
<thead>
<tr>
<th>Operations</th>
<th>Min &amp; Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output signals</td>
<td>([1,4])</td>
</tr>
<tr>
<td>Main memory access</td>
<td>([100,110]) (([1,10]))</td>
</tr>
<tr>
<td>Tag/Cache memory access</td>
<td>([15,20]) (([1,10]))</td>
</tr>
<tr>
<td>Exist/Cache-buffer register access</td>
<td>([2,10]) (([1,10]))</td>
</tr>
<tr>
<td>Other environments</td>
<td>([1,10])</td>
</tr>
<tr>
<td>Next Instruction Addr.</td>
<td>([50,350])</td>
</tr>
</tbody>
</table>

(Bounds in parentheses are for reset phase)

**Table 2. Performance of proposed method.**

<table>
<thead>
<tr>
<th>Output signals</th>
<th>Step II.</th>
<th>Step III.</th>
</tr>
</thead>
<tbody>
<tr>
<td>(PC_a)</td>
<td>0.5s / 1.5MB</td>
<td>–</td>
</tr>
<tr>
<td>(mmen cycl)</td>
<td>2.4s / 5.3MB</td>
<td>0.02s</td>
</tr>
<tr>
<td>(mhsf cycl)</td>
<td>0.2s / 0.4MB</td>
<td>0.01s</td>
</tr>
<tr>
<td>(csc-4)</td>
<td>0.2s / 0.4MB</td>
<td>–</td>
</tr>
<tr>
<td>(csc-21)</td>
<td>5.2s / 9.3MB</td>
<td>0.01s</td>
</tr>
<tr>
<td></td>
<td>11.1s / 16.0MB</td>
<td>0.25s</td>
</tr>
</tbody>
</table>

**Table 3. Delays for simulation.**

<table>
<thead>
<tr>
<th>Operations</th>
<th>Delays (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gates (AND, OR, C)</td>
<td>0.3</td>
</tr>
<tr>
<td>Latches</td>
<td>0.7</td>
</tr>
<tr>
<td>Muxs</td>
<td>0.45</td>
</tr>
<tr>
<td>Inc/Dec</td>
<td>1.5</td>
</tr>
<tr>
<td>Main memory access</td>
<td>30.0 (1.0)</td>
</tr>
<tr>
<td>Tag/Cache memory access</td>
<td>4.5 (1.0)</td>
</tr>
<tr>
<td>Other environments</td>
<td>2.0 (1.0)</td>
</tr>
<tr>
<td>Delay elements ((d_1, d_2))</td>
<td>2.1</td>
</tr>
<tr>
<td>Delay elements ((d_3))</td>
<td>0.9</td>
</tr>
</tbody>
</table>

(Delays in parentheses are for reset phase)
Table 4. Performance comparison.

<table>
<thead>
<tr>
<th>Events</th>
<th>Balsa (ns)</th>
<th>Proposed (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>inst. addr. (PC) → inst. out</td>
<td>44</td>
<td>36</td>
</tr>
<tr>
<td>inst. addr. (PC) → line fetch complete</td>
<td>598</td>
<td>422</td>
</tr>
<tr>
<td>cycle time for main memory read</td>
<td>75</td>
<td>52</td>
</tr>
</tbody>
</table>

7 Conclusion

This paper presents a method for translating high level specifications to Petri net representations that have been optimized for performance and the avoidance of CSC violations. These nets also include timing information that can be utilized to further improve the performance of the circuit implementations. Finally, an automatic technique is described to decompose the circuit into individual modules to improve synthesis runtime. This technique can then make use of an efficient modular synthesis procedure based on partial order analysis. The synthesis method described in this paper is shown to be substantially more efficient than traditional logic synthesis approaches. It is also shown to produce circuits superior to those derived by syntax-directed translation method.

The advantages of the proposed method over the optimization techniques of syntax-directed methods are that timing information can be used to optimize circuits and that a protocol search technique shown in [19] combined with our single output synthesis technique can help to further optimize circuits. On the other hand, a disadvantage is that although the proposed method significantly speeds up the synthesis, its scalability to larger circuits is still unclear. Many case studies are necessary. Another drawback of the single output synthesis technique is that it may produce redundant circuits (e.g., with non-single cube implementation). The quality of the circuits and the speedup of the synthesis are a trade-off.

Future work includes automating the translation steps from some high level specification language to the datapath and control intermediate representations. This will allow us to apply our method to more case studies (including other subsystems of TITAC2) to further evaluate the utility of this approach.

Acknowledgments

We would like to thank Masashi Imai (Univ. of Tokyo) for helping delay setting for Verilog simulation.

References


